Fastest open-source Verilog/SystemVerilog simulator
Scores and rankings reflect aggregated community opinion and are not editorial assessments by Peakd. Entity information (descriptions, images, links, pricing) may be sourced from automated tools or community contributions and is not guaranteed to be accurate or up-to-date. Peakd does not endorse, verify, or guarantee the accuracy of any content. Represent this entity? Claim this page to manage it. · Terms · Removal requests
Verilator is a free and open-source software tool that compiles Verilog or SystemVerilog code into optimized C++ or SystemC models, enabling fast simulation of digital circuits. It supports multithreading, lint checks, and assertion insertion, making it a popular choice for verification and testing in the electronics industry. Verilator has been widely adopted by both academia and industry, with support from major vendors such as Arm and RISC-V.
Your slider rating is attached automatically. Write about your experience to help others decide.
No reviews yet. Be the first to share your experience.
No pros or cons yet. Suggest an edit to add some.